Visible to Intel only — GUID: mwh1416946954008
Ixiasoft
Visible to Intel only — GUID: mwh1416946954008
Ixiasoft
11.2. Introduction to the NicheStack TCP/IP Stack - Nios II Edition
Intel FPGA provides the Nios II implementation of the NicheStack TCP/IP Stack, including source code, in the Nios II EDS. The NicheStack TCP/IP Stack provides you with immediate access to a stack for Ethernet connectivity for the Nios II processor. Intel FPGA's implementation of the NicheStack TCP/IP Stack includes an API wrapper, providing the standard, well documented socket API.
The NicheStack TCP/IP Stack uses the MicroC/OS-II RTOS multithreaded environment. Therefore, to use the NicheStack TCP/IP Stack with the Nios II EDS, you must base your C/C++ project on the MicroC/OS-II RTOS. The Nios II processor system must also contain an Ethernet interface, or media access control (MAC). The Intel FPGA-provided NicheStack TCP/IP Stack includes driver support for the following two MACs:
- The SMSC LAN91C111 device
- The Intel FPGA® Triple Speed Ethernet MegaCore® function
The Nios II Embedded Design Suite includes hardware for both MACs. The NicheStack TCP/IP Stack driver is interrupt-based, so you must ensure that interrupts for the Ethernet component are connected.
Intel FPGA's implementation of the NicheStack TCP/IP Stack is based on the hardware abstraction layer (HAL) generic Ethernet device model. In the generic device model, you can write a new driver to support any target Ethernet MAC, and maintain the consistent HAL and sockets API to access the hardware.