F-Tile CPRI PHY Intel® FPGA IP Design Example User Guide

ID 683281
Date 8/15/2024
Public

2.1. Features

  • Generate the design example with the RS-FEC feature.
  • Basic packet checking capabilities, including round trip latency count.