DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 4/18/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.3.1. DPRX_BER_CNTI0

Internal bit-error counters for lane 0 and lane 1.

Address: 0x0006

Direction: RO

Reset: 0x00000000

Table 164.  DPRX_BER_CNTI0 Bits

Bit

Bit Name

Function

31

Unused

30:16

CNT1

Symbol error counter for lane 1

15

Unused

14:0

CNT0

Symbol error counter for lane 0

These registers are meant for internal use and are not exposed in the DPCD.