Quartus® Prime Pro Edition User Guide: Design Compilation

ID 683236
Date 7/08/2024
Public
Document Table of Contents

1.4.1. Preparing for Design Synthesis

Before running synthesis, apply any of the following settings and constraints that impact synthesis:
  • To specify options for the synthesis of Verilog HDL input files, click Assignments > Settings > Verilog HDL Input.
  • To specify options for the synthesis of VHDL input files, click Assignments > Settings > VHDL Input.
  • To specify options that affect compilation processing time, click Assignments > Settings > Compilation Process Settings.
  • To specify the Compiler's high-level optimization strategy and other options, click Assignments > Settings > Compiler Settings. Specify the optimization goal, according to Compiler Optimization Modes.
  • On the Compiler Settings page enable or disable the Enable Intermediate Fitter Snapshots option to preserve snapshots for the Plan, Place, Route, and Retime stages any time you run full compilation. The Compiler does not generate intermediate snapshots by default.
  • To specify advanced synthesis settings, click Assignments > Settings > Compiler Settings, and then click Advanced Settings (Synthesis).
  • Consider enabling fractal synthesis for arithmetic-intensive designs that exhaust all DSP resources, according to the guidelines in Fractal Synthesis Optimization.
  • To register your SDC-on-RTL files and apply them to the elaboration netlist, refer to Registering the SDC-on-RTL SDC File and Applying the SDC-on-RTL Constraints.