Visible to Intel only — GUID: pnj1557798947784
Ixiasoft
2.1. Triple-Speed Ethernet Intel® FPGA IP v22.1.0
2.2. Triple-Speed Ethernet Intel® FPGA IP v22.0.0
2.3. Triple-Speed Ethernet Intel® FPGA IP v21.2.0
2.4. Triple-Speed Ethernet Intel® FPGA IP v21.1.0
2.5. Triple-Speed Ethernet Intel® FPGA IP v20.0.0
2.6. Triple-Speed Ethernet Intel® FPGA IP v19.5.0
2.7. Triple-Speed Ethernet Intel® FPGA IP v19.4.0
2.8. Triple-Speed Ethernet Intel® FPGA IP v19.2.0
2.9. Triple-Speed Ethernet Intel® FPGA IP v19.1
2.10. Triple-Speed Ethernet Intel® FPGA IP v18.0
2.11. Intel FPGA Triple Speed Ethernet IP Core v17.1
2.12. Triple Speed Ethernet IP Core v15.1
2.13. Triple Speed Ethernet IP Core v15.0
2.14. Triple Speed Ethernet IP Core v14.0 Arria 10 Edition
2.15. Triple Speed Ethernet IP Core v14.0
2.16. Triple Speed Ethernet IP Core v13.1 Arria 10 Edition
2.17. Triple Speed Ethernet IP Core v13.1
2.18. Triple-Speed Ethernet Intel® FPGA IP User Guide Archives
2.19. Triple-Speed Ethernet Stratix® 10 Intel® FPGA IP Design Example User Guide Archives
Visible to Intel only — GUID: pnj1557798947784
Ixiasoft
2.9. Triple-Speed Ethernet Intel® FPGA IP v19.1
Description | Impact |
---|---|
Renamed the Enable Intel FPGA Debug Master Endpoint parameter to Enable Native PHY Debug Master Endpoint (NPDME) as per Intel® rebranding in the Quartus® Prime Pro Edition software. The Quartus® Prime Standard Edition software still uses Enable Intel FPGA Debug Master Endpoint. | — |