Triple-Speed Ethernet Intel® FPGA IP Release Notes

ID 683215
Date 7/08/2024
Public
Document Table of Contents

2.13. Triple Speed Ethernet IP Core v15.0

Table 20.  v15.0 May 2015
Description Impact
You may observe hold time violation in designs targeting the Stratix® V, Arria® V, Cyclone® V, and Arria® 10 (10AS066ES) devices in this release. Refer to the following errata for more information and the workaround: Hold Time Violation in Triple Speed Ethernet IP Core.