Visible to Intel only — GUID: muy1623138870740
Ixiasoft
2.1. Triple-Speed Ethernet (altera_eth_tse) Intel® FPGA IP v22.4.0
2.2. Triple-Speed Ethernet Intel® FPGA IP (altera_eth_tse) v22.3.0
2.3. Triple-Speed Ethernet (altera_eth_tse) v22.2.0
2.4. Triple-Speed Ethernet Intel® FPGA IP v22.1.0
2.5. Triple-Speed Ethernet Intel® FPGA IP v22.0.0
2.6. Triple-Speed Ethernet Intel® FPGA IP v21.2.0
2.7. Triple-Speed Ethernet Intel® FPGA IP v21.1.0
2.8. Triple-Speed Ethernet Intel® FPGA IP v20.0.0
2.9. Triple-Speed Ethernet Intel® FPGA IP v19.5.0
2.10. Triple-Speed Ethernet Intel® FPGA IP v19.4.0
2.11. Triple-Speed Ethernet Intel® FPGA IP v19.2.0
2.12. Triple-Speed Ethernet Intel® FPGA IP v19.1
2.13. Triple-Speed Ethernet Intel® FPGA IP v18.0
2.14. Intel FPGA Triple Speed Ethernet IP Core v17.1
2.15. Triple Speed Ethernet IP Core v15.1
2.16. Triple Speed Ethernet IP Core v15.0
2.17. Triple Speed Ethernet IP Core v14.0 Arria 10 Edition
2.18. Triple Speed Ethernet IP Core v14.0
2.19. Triple Speed Ethernet IP Core v13.1 Arria 10 Edition
2.20. Triple Speed Ethernet IP Core v13.1
2.21. Triple-Speed Ethernet Intel® FPGA IP User Guide Archives
2.22. Triple-Speed Ethernet Stratix® 10 Intel® FPGA IP Design Example User Guide Archives
Visible to Intel only — GUID: muy1623138870740
Ixiasoft
2.19. Triple-Speed Ethernet Stratix® 10 FPGA IP Design Example User Guide Archives
IP versions are the same as the Quartus® Prime Design Suite software versions up to v19.1. From Quartus® Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.
If an IP core version is not listed, the user guide for the previous IP core version applies.
Quartus® Prime Version | IP Core Version | User Guide |
---|---|---|
21.1 | 19.4.0 | Triple-Speed Ethernet Stratix® 10 FPGA IP Design Example User Guide |