Intel® FPGA SDK for OpenCL™ Standard Edition: Best Practices Guide
Visible to Intel only — GUID: lbq1517596286808
Ixiasoft
Visible to Intel only — GUID: lbq1517596286808
Ixiasoft
7.2. Optimize Global Memory Accesses
In most circumstances, the default burst-interleaved configuration leads to the best load balancing between the memory banks. However, in some cases, you might want to partition the banks manually as two non-interleaved (and contiguous) memory regions to achieve better load balancing.
The figure below illustrates the differences in memory mapping patterns between burst-interleaved and non-interleaved memory partitions.