Visible to Intel only — GUID: jlk1508850635241
Ixiasoft
1.1. Features
1.2. Hardware and Software Requirements
1.3. Functional Description
1.4. Hardware Testing
1.5. TCL Script
1.6. Interface Signals
1.7. Configuration Registers and Status Registers
1.8. Regenerating Triple-Speed Ethernet Intel® FPGA IP
1.9. Document Revision History for AN 830: Intel® FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design for Intel® Stratix® 10 Devices
Visible to Intel only — GUID: jlk1508850635241
Ixiasoft
1.5. TCL Script
You can use any text editor to edit the TCL scripts, which is located in <project_directory>/sc_tcl. However, Intel® recommends that you do not modify the following TCL scripts:
- tse_mac_config.tcl
- tse_marvel_phy.tcl
- eth_gen_mon.tcl
- tse_stat_read.tcl