Visible to Intel only — GUID: aun1508850670971
Ixiasoft
1.1. Features
1.2. Hardware and Software Requirements
1.3. Functional Description
1.4. Hardware Testing
1.5. TCL Script
1.6. Interface Signals
1.7. Configuration Registers and Status Registers
1.8. Regenerating Triple-Speed Ethernet Intel® FPGA IP
1.9. Document Revision History for AN 830: Intel® FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design for Intel® Stratix® 10 Devices
Visible to Intel only — GUID: aun1508850670971
Ixiasoft
1.5.1. Configuration Script
The configuration script, config.tcl contains the settings and parameters that configure the Triple-Speed Ethernet MAC, Triple-Speed Ethernet PCS and Marvell PHY registers in this reference design.
- Triple-Speed Ethernet MAC configurations can be changed by configuring the MAC registers. For more information about Triple-Speed Ethernet MAC configuration register space, refer to Triple-Speed Ethernet Intel® FPGA IP User Guide.
- Triple-Speed Ethernet PCS configurations can be changed by configuring the PCS registers. For more information about Triple-Speed Ethernet PCS configuration register space, refer to Triple-Speed Ethernet Intel® FPGA IP User Guide.
- Marvell PHY configurations can be changed by configuring the on-board PHY chip register.
Related Information