Visible to Intel only — GUID: oic1588902933042
Ixiasoft
1. About the DIB Intel® Stratix® 10 FPGA IP User Guide
2. About the DIB Intel® Stratix® 10 FPGA IP
3. Functional Description
4. Creating and Parameterizing the Intel FPGA IP
5. Designing with the DIB Intel® Stratix® 10 FPGA IP
6. DIB Intel® Stratix® 10 FPGA IP Interface
7. DIB Intel® Stratix® 10 FPGA IP Parameters
8. Document Revision History for the DIB Intel® Stratix® 10 FPGA IP User Guide
A. Die-to-Die Mapping
B. Example Pin Locations for One DIB Channel
Visible to Intel only — GUID: oic1588902933042
Ixiasoft
2. About the DIB Intel® Stratix® 10 FPGA IP
The Direct Interface Bus (DIB) Intel® Stratix® 10 FPGA IP enables direct communication between the two dies in a Intel® Stratix® 10 GX 10M variant.
The Intel® Stratix® 10 GX 10M variant has two dies. Each die is configured separately. The connection that the DIB Intel® Stratix® 10 FPGA IP provides between the two dies is statically set at configuration time.
- Each DIB instance must have at least one pin location assigned to allow for other pin locations to be automatically assigned.
- The two dies in a Intel® Stratix® 10 GX 10M variant are identical; die 1 is rotated 180 degrees to die 2.