F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 8/19/2024
Public
Document Table of Contents

8.1.2.2. Second-Level Debug Tools

Use the following debug tools for second-level debug of any issue observed on the PCI Express link when using F-Tile.

Using the Configuration Output Interface

Refer to the section Configuration Output Interface for details on this interface and the address map.

Using the Error Interface

Refer to the section Error Interface for details on this interface and the address map.

Using the Configuration Intercept Interface

Refer to the section Configuration Intercept Interface (EP Only) for details on this interface and the address map.

Using the TX/RX Flow Control

Refer to the sections TX Flow Control and RX Flow Control for details on these interfaces and their address maps.

Using the Hard IP Reconfiguration Interface

Refer to the section Hard IP Reconfiguration Interface for details on this interface and the address map.

Using the PHY Reconfiguration Interface

Refer to the section PHY Reconfiguration Interface for details on this interface and the address map.