F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 8/19/2024
Public
Document Table of Contents

7.7. PIPE Mode Simulation

The PIPE Simulation Mode exposes extra signal ports in the F-Tile AVST IP for simulation purposes only.

Note: PIPE mode simulation is not supported for Questa* Intel® FPGA Edition.
You must implement the following steps to enable the simulation mode.
  1. Connect the PIPE signal ports such as o_txpipe[n]_* and i_rxpipe[n]_* to the ports of Verification IP (VIP).
  2. Connect to pin_perst of F-Tile AVST IP from VIP reset signal.
  3. Connect o_p1__prot_f2t_ssr to VIP to generate the PIPE reset to VIP according to the selected topology. Please refer to section 7.7.2 for more details.
  4. Connect the PIPE clock signals i_pclk_x* to VIP and ensure these signals are driven according to PCIe speed rate. Please refer to section 7.7.1 for more details.
  5. Run the Logic Generation Flow to apply the connections.
  6. Add the compile option +define+gdrb_GDR_PCIE_SS_DV along with the FASTSIM switch +define+IP7581SERDES_UX_SIMSPEED to the simulation script. Example is shown below.
    USER_DEFINED_COMPILE_OPTIONS “+define+gdrb_GDR_PCIE_SS_DV +define+IP7581SERDES_UX_SIMSPEED”
    Note: The simulation in PIPE mode fails to run if FASTSIM is not enabled.