F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 8/19/2024
Public
Document Table of Contents

A.1.2. PCIe Configuration Header Registers

The Corresponding Section in PCIe Specification column in the tables in the Configuration Space Registers section lists the appropriate sections of the PCI Express Base Specification that describe these registers.

Figure 91. PCIe Type 0 Configuration Space Registers - Byte Address Offsets and Layout
Figure 92. PCIe Type 1 Configuration Space Registers - Byte Address Offsets and Layout