Visible to Intel only — GUID: sfo1410068374383
Ixiasoft
Visible to Intel only — GUID: sfo1410068374383
Ixiasoft
11.4.1. Debug Access Port
The Debug Access Port (DAP) provides the necessary ports for a host debugger to connect to and communicate with the HPS through a JTAG interface connected to dedicated HPS pins that is independent of the JTAG for the FPGA. The JTAG interface provided with the DAP allows a host debugger to access various modules inside the HPS. Additionally, a debug monitor executing on either processor can access different HPS components by interfacing with the system Advanced Microcontroller Bus Architecture ( AMBA* ) Advanced Peripheral Bus ( APB* ) slave port of the DAP.
The system APB* slave port occupies 2 MB of address space in the HPS. Both the JTAG port and system APB* port have access to the debug APB* master port of the DAP.
A host debugger can access any HPS memory-mapped resource in the system through the DAP system master port. Requests made over the DAP system master port are impacted by reads and writes to peripheral registers.