Security Overview for SDM-Based FPGA Devices

Download PDF
ID 794424
Date 9/20/2024
Public
Document Table of Contents
Document Table of Contents x
1. FPGA Device Security Overview 2. Device Security Features Overview 3. Device Security Resources 4. Revision History for the Security Overview for SDM-based FPGA Devices
2. Device Security Features Overview x
2.1. Hardware Root of Trust 2.2. Authentication 2.3. Attributes 2.4. Configuration Bitstream Encryption 2.5. Platform Attestation 2.6. Cryptographic Services 2.7. Physical Anti-Tamper Monitoring 2.8. Secure Debug
1. FPGA Device Security Overview
2. Device Security Features Overview
3. Device Security Resources
4. Revision History for the Security Overview for SDM-based FPGA Devices

2.6. Cryptographic Services

The SDM contains hardened cryptographic acceleration engines and specialized hardware for key management and protection. When these engines are not in use by the SDM for configuration, they are made available for use to the FPGA design or HPS software through the SDM mailbox interface while the FPGA is in user mode.

Level Two Title