Parameterizable Macros for Intel FPGAs User Guide

Download PDF
ID 772350
Date 6/26/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Answers to Top FAQs 2. Parameterizable Macros for Intel FPGAs Overview 3. Dual-Port Random Access Memory (RAM) Parameterizable Macros 4. FIFO Parameterizable Macros 5. Document Revision History for the Parameterizable Macros for Intel FPGAs User Guide 6. Parameterizable Macros for Intel FPGAs User Guide Archives
2. Parameterizable Macros for Intel FPGAs Overview x
2.1. Available Parameterizable Macros for Intel FPGAs 2.2. Inserting HDL Code from Parameterizable Macros Template
3. Dual-Port Random Access Memory (RAM) Parameterizable Macros x
3.1. Simple Dual-Port RAM Parameterizable Macros 3.2. True Dual-Port RAM Parameterizable Macros
3.1. Simple Dual-Port RAM Parameterizable Macros x
3.1.1. Simple Dual-Port RAM Port Descriptions 3.1.2. Simple Dual-Port RAM Parameters 3.1.3. Simple Dual-Port RAM VHDL Instantiation Template 3.1.4. Simple Dual-Port RAM Verilog Instantiation Template
3.2. True Dual-Port RAM Parameterizable Macros x
3.2.1. True Dual-Port RAM Port Descriptions 3.2.2. True Dual-Port RAM Parameters 3.2.3. True Dual-Port RAM VHDL Instantiation Template 3.2.4. True Dual-Port RAM Verilog Instantiation Template
4. FIFO Parameterizable Macros x
4.1. Asynchronous FIFO Parameterizable Macros 4.2. Synchronous FIFO Parameterizable Macros
4.1. Asynchronous FIFO Parameterizable Macros x
4.1.1. Asynchronous FIFO Port Descriptions 4.1.2. Asynchronous FIFO Parameters 4.1.3. Asynchronous FIFO VHDL Instantiation Template 4.1.4. Asynchronous FIFO Verilog Instantiation Template
4.2. Synchronous FIFO Parameterizable Macros x
4.2.1. Synchronous FIFO Port Descriptions 4.2.2. Synchronous FIFO Parameters 4.2.3. Synchronous FIFO VHDL Instantiation Template 4.2.4. Synchronous FIFO Verilog Instantiation Template
1. Answers to Top FAQs
2. Parameterizable Macros for Intel FPGAs Overview
3. Dual-Port Random Access Memory (RAM) Parameterizable Macros
4. FIFO Parameterizable Macros
5. Document Revision History for the Parameterizable Macros for Intel FPGAs User Guide
6. Parameterizable Macros for Intel FPGAs User Guide Archives

3.2.1. True Dual-Port RAM Port Descriptions

Table 3.  True Dual-Port RAM Intel Parameterizable Macros Port Descriptions
Port Type Required Description
clock0 Input Yes The following describes which memory clocks you must connect to the clock0 port, and the port synchronization in different clocking modes:
  • Single clock: Connect your single source clock to clock0 port. The same source clock synchronizes all registered ports.
  • Read/Write: Connect your read clock to clock0 port. The write clock synchronizes all registered ports related to write operation, such as data_a port, address_a port, wren_a port, and byteena_a port.
  • Input Output: Connect your input clock to clock0 port. The input clock synchronizes all registered input ports.
  • Independent clock: Connect your port A clock to clock0 port. The port A clock synchronizes all registered input and output ports of port A.
clock1 Input Optional The following describes which memory clocks you must connect to the clock1 port, and port synchronization in different clocking modes:
  • Single clock: Not applicable. The clock1 port synchronizes all registered ports.
  • Read/Write: Connect your read clock to clock1 port. The read clock synchronizes all registered ports related to read operation, such as address_b port and rden_b port.
  • Input Output: Connect your output clock to clock1 port. the output clock synchronizes all the registered output ports.
  • Independent clock: Connect your port B clock to clock1 port. The port B clock synchronizes all registered input and output ports of port B.
clocken0 Input Optional Clock enable input for clock0 port.
clocken1 Input Optional Clock enable input for clock1 port.
aclr Input Optional Asynchronous clear port which asynchronously clears the registered input data output port(s) clocked by clock0. You can control the effect of this port through the asynchronous clear parameters:
  • OUT_DATA_ACLR_A
  • OUT_DATA_ACLR_B
sclr Input Optional Synchronous clear port. Clears the registered data output ports.
data_a Input Yes Data input port at port A.
address_a Input Yes Address port at port A.
wren_a Input Optional (Always pull low if not connected) Write enable port at Port A.
rden_a Input Optional Read enable port for port A.
byteena_a Input Optional Byte enable port at Port A to mask the data_a port so that only specific bits of the data are written to the memory.
data_b Input Optional Data input port at port B.
address_b Input Optional Address port at port B.
wren_b Input Yes Write enable port at Port B.
rden_b Input Optional Read enable input for port B.
byteena_b Input Optional Byte enable port at Port B to mask the data_b port so that only specific bits of the data are written to the memory.
q_a Output Yes Data output port at port A. The width of q_a port must be equal to the width of data_a port.
q_b Output Yes Data output port at port B. The width of q_b port must be equal to the width of data_b port.
Level Two Title