Intel Agilex® 7 LVDS SERDES User Guide: M-Series

ID 768615
Date 11/28/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3.2. DPA Mode

The DPA block selects the best possible dpa_fast_clock from the eight fast clock signals generated by the I/O PLL.

The receiver uses these serial clock signals for the following functions:

  • dpa_fast_clock— writing serial data into the synchronizer
  • fast_clock—reading serial data from the synchronizer, data realignment, and deserializer blocks

In DPA mode, the DPA FIFO synchronizes the retimed data to the LVDS SERDES clock domain. The DPA clock may shift the phase during the initial lock period. To avoid data run-through conditions caused by the FIFO write pointer creeping up to the read pointer, hold the FIFO in reset state until the DPA locks.

Figure 16. Receiver Data Path Block Diagram—DPA ModeIn this figure, all the receiver hardware blocks are active.


Note: In DPA mode, you must place all receiver channels of a SERDES instance in one I/O sub-bank.