Visible to Intel only — GUID: tat1665071982992
Ixiasoft
2.5.1. Step 1: Getting Started
2.5.2. Step 2: Create Design Partitions
2.5.3. Step 3: Allocate Placement and Routing Regions
2.5.4. Step 4: Define Personas
2.5.5. Step 5: Create Revisions
2.5.6. Step 6: Compile the Base Revision
2.5.7. Step 7: Set Up PR Implementation Revisions
2.5.8. Step 8: Change the SUPR Logic
2.5.9. Step 9: Program the Board
2.5.10. Modifying the SUPR Partition
Visible to Intel only — GUID: tat1665071982992
Ixiasoft
2.5. Reference Design Walkthrough
The following steps describe implementation of SUPR with a flat design:
- Step 1: Getting Started
- Step 2: Create Design Partitions
- Step 3: Allocate Placement and Routing Regions
- Step 4: Define Personas
- Step 5: Create Revisions
- Step 6: Compile the Base Revision
- Step 7: Setup PR Implementation Revisions
- Step 8: Change the SUPR Logic
- Step 9: Program the Board
Figure 3. SUPR Compilation Flow
Section Content
Step 1: Getting Started
Step 2: Create Design Partitions
Step 3: Allocate Placement and Routing Regions
Step 4: Define Personas
Step 5: Create Revisions
Step 6: Compile the Base Revision
Step 7: Set Up PR Implementation Revisions
Step 8: Change the SUPR Logic
Step 9: Program the Board
Modifying the SUPR Partition