Visible to Intel only — GUID: lre1502227838810
Ixiasoft
2.5.1. Step 1: Getting Started
2.5.2. Step 2: Create Design Partitions
2.5.3. Step 3: Allocate Placement and Routing Regions
2.5.4. Step 4: Define Personas
2.5.5. Step 5: Create Revisions
2.5.6. Step 6: Compile the Base Revision
2.5.7. Step 7: Set Up PR Implementation Revisions
2.5.8. Step 8: Change the SUPR Logic
2.5.9. Step 9: Program the Board
2.5.10. Modifying the SUPR Partition
Visible to Intel only — GUID: lre1502227838810
Ixiasoft
2.2. Reference Design Overview
This reference design consists of one, 32-bit counter. At the board level, the design connects the clock to a 50MHz source, and then connects the output to four LEDs on the board. Selecting the output from the counter bits, in a specific sequence, causes the LEDs to blink at a specific frequency. The top_counter module is the SUPR region.
Figure 1. Flat Reference Design