Visible to Intel only — GUID: jev1652887930059
Ixiasoft
1. About the RiscFree* IDE
2. Getting Started with the Ashling* RiscFree* IDE for Intel® FPGAs
3. Using Ashling* RiscFree* IDE for Intel® FPGAs with Nios® V Processor System
4. Using Ashling* RiscFree* IDE for Intel® FPGAs with Arm* Hard Processor System
5. Debugging Features with RiscFree* IDE for Intel® FPGAs
6. Debugging with Command-Line Interface
7. Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide Archives
8. Document Revision History for the Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide
A. Appendix
3.1. Importing Nios® V Processor Project
3.2. Building Nios® V Processor Project
3.3. Setting Run Configuration to Download Nios® V Processor Project
3.4. Setting Debug Configuration to Debug Nios® V Processor Project
3.5. Setting Debug Configuration to Debug a Booting Nios® V Processor Project
3.6. Debugging Tools
5.1. Debug Features in RiscFree* IDE
5.2. Processor System Debug
5.3. Heterogeneous Multicore Debug
5.4. Debugging µC/OS-II Application
5.5. Debugging FreeRTOS Application
5.6. Debugging Zephyr Application
5.7. Arm* HPS On-Chip Trace
5.8. Debugging the Arm* Linux Kernel
5.9. Debugging Target Software in an Intel® Simics Simulator Session
Visible to Intel only — GUID: jev1652887930059
Ixiasoft
A.1.2. Toolchain for Arm* Processor
Only the Nios® V toolchain is included in RiscFree* IDE. The CDT plugins from Eclipse* support cross-building for Arm* .
To use CDT plugins for Arm* using your own toolchain, follow these steps:
- Go to File > New > C/C++ Project and click Next.
- Select C Managed Build and click Next.
- Select project type. The project type can be completely managed by CDT, CMake, or make-based.
- Enter Project Name as Test Bare-Metal or your preferred name. Select Project type as Executable > Hello World C++ Project, and Toolchain as Cross GCC. Click Next.
- Enter Author, Copyright notice, and other details. Click Next. This step is optional.
- Ensure Debug and Release options are enabled. Click Next.
- Enter the cross GCC details as follows:
Devices Arria® 10 and Cyclone® V (Non-SDM Devices) Stratix® 10 and Agilex® 7 (SDM Devices) Cross compiler prefix arm-none-linux-gnueabihf- aarch64-none-linux-gnu- Cross compiler path <path_to_toolchain_directory>/gcc-arm-11.2-2022.02-x86_64-arm-none-linux-gnueabihf/bin/ <path_to_toolchain_directory>/gccarm-11.2-2022.02-x86_64-aarch64-none-linux-gnu/bin/ Note: The toolchain varies for SDM and non-SDM devices. For details on the toolchain, refer to GSRD of the device you use. - Click Finish. The project is created.