Ashling* RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide

ID 730783
Date 7/26/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4. Setting Debug Configuration to Debug Nios® V Processor Project

Debug Configuration reuses the setting made in Run Configuration. If you have completed the setting, you can skip this subchapter.

You can download and debug the Nios® V processor software project on the targeted Intel FPGA using the RiscFree* IDE for Intel® FPGAs. To debug the project, follow these steps:

  1. Right-click the project folder (application or BSP) in the project explorer and select Debug As > Debug configurations.
  2. Select Ashling RISC-V Hardware Debugging > <Project Name>. Ensure the Project and C/C++ Application match your project name and project .elf file, respectively.
  3. Under the Main tab, for C/C++ Application, browse to select the application build .elf file. For example: hello.elf
    Figure 14. Debug Configurations for Nios® V Processor—Main Tab
    .
  4. Under the Debugger tab, set these settings:
    • Debug probe: Agilex SI/SoC Dev Kit (Name of the FPGA board/development kit)
    • Transport type: JTAG
    • JTAG frequency: 16 MHz
    Figure 15. Debug Configurations for Nios® V Processor—Debugger Tab
  5. Click Auto-detect Scan Chain to automatically detect JTAG scan chain information of the target device. Select the options from Device/Tap selection and Core selection.
  6. Based on the OS you use, configure the OS Awareness settings as follows:
    • Intel HAL: No OS Awareness configuration is required.
    • Other OS: Under the OS Awareness tab, turn on Enable OS Aware Debugging, and select the OS version applicable to you as listed below:
      • OS: μC/OS-II and Version: 2.93.0
      • OS: FreeRTOS and Version: 10.5.0
      • OS: Zephyr and Version: 3.2.0
        Note: Nios® V processor does not support Linux OS.
    Figure 16. Enabling OS Aware Debugging in RISC-V Hardware Debugging
  7. Click Debug. RiscFree* IDE for Intel® FPGAs downloads the program to the target and you can find the console prints as shown in the following diagram.
    Figure 17. Console Prints after Debug Connection is Successful
  8. Refer to the Debugging Features with RiscFree IDE section for further debugging.
    Note: You can issue a debug reset using niosv-download -r command. This command only resets the Nios® V processor if the debug reset interface is connected to the Nios® V processor IP's reset input in your Platform Designer.
    Note: niosv-download (under <Intel Quartus Prime installation directory>/niosv/bin directory) is only available for the Quartus® Prime software. This tool is not available for standalone RiscFree* IDE for Intel® FPGAsRiscFree IDE installation with the Quartus® Prime Programmer and Tools