Nios® V Embedded Processor Design Handbook

ID 726952
Date 7/08/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.2.3. Constraining the Intel FPGA Design

A proper Intel FPGA system design includes design constraints to ensure the design meets timing closure and other logic constraint requirements. You must constrain your Intel FPGA design to meet these requirements explicitly using tools provided in the Quartus® Prime software or third-party EDA providers. The Quartus® Prime software uses the provided constraints during the compilation phase to get the optimum placement results.