Nios® V Embedded Processor Design Handbook

ID 726952
Date 8/12/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.6.1.1. Hardware Design Flow

The following sections describe a step-by-step method for building a bootable system for a Nios® V processor application from OCRAM. The example below is built using Intel Arria 10 SoC development kit.

IP Component Settings

  1. Create your Nios® V processor project using Intel® Quartus® Prime and Platform Designer.
  2. Ensure the On-Chip Memory (RAM or ROM) Intel FPGA is added into your Platform Designer system.
  3. Enable Initialize memory content and Enable non-default initialization file with ram.hex in the on-chip memory.
Figure 73. Connections for Nios® V Processor Project
Figure 74. On-Chip Memory (RAM or ROM) Intel FPGA IP Parameter Settings

Reset and Exception Agent Settings for Nios® V Processor

  1. In the Nios® V processor parameter editor, set the Reset Agent to OCRAM and Exception Agent to OCRAM.
    Figure 75. Nios V Processor Parameter Editor Settings
  2. Click Generate HDL, the Generation dialog box appears.
  3. Specify output file generation options and then click Generate.

Intel® Quartus® Prime Settings

  1. In the Intel Quartus Prime software, click Assignment Device Device and Pin Options Configuration.
  2. Set Configuration scheme according to your FPGA configuration scheme
  3. Click OK to exit the Device and Pin Options window.
  4. Click OK to exit the Device window.
  5. Click Start Compilation to compile your project.