Visible to Intel only — GUID: byk1639985171083
Ixiasoft
1. About the F-Tile 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide
2. 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP Parameters
6. Interface Signals
7. Configuration Registers
8. F-Tile 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide Archive
9. Document Revision History for the F-Tile 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide
3.1. Introduction to Intel® FPGA IP
3.2. Installing and Licensing Intel® FPGA IPs
3.3. Specifying the IP Core Parameters and Options
3.4. Generated File Structure
3.5. Simulating Intel® FPGA IPs
3.6. Upgrading the 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP Core
3.7. Integrating Your IP Core in Your Design
Visible to Intel only — GUID: byk1639985171083
Ixiasoft
2. 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP Overview
The 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP for Intel Agilex® 7 F-Tile devices implements the Ethernet protocol as defined in the IEEE 802.3 2005 standard. It consists of a physical coding sublayer (PCS) and an embedded physical media attachment (PMA). You can dynamically switch the PHY operating speed. The IP uses the F-Tile Ethernet hard IP transceiver for serial transmission with soft logic added to implement interface to MAC.
Note: Intel® FPGAs implement and support the required MAC, PHY (PCS and PMA) IP to interface in a chip-to-chip or chip-to-module channel with external NBASE-T PHY standard devices. You must use an external PHY device to drive any copper media.