F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes

Download PDF
ID 710468
Date 11/04/2024
Public
Document Table of Contents
Document Table of Contents x
1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes
1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes x
1.1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v11.0.0 1.2. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v10.0.0 1.3. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v9.0.0 1.4. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v8.0.0 1.5. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v7.3.0 1.6. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.2.0 1.7. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.1.1 1.8. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.1.0 1.9. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.0.0 1.10. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v6.0.0 1.11. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v5.0.0 1.12. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v4.0.0 1.13. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP User Guide Archives 1.14. F-Tile Dynamic Reconfiguration Design Example User Guide Archives
1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes

1.12. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v4.0.0

Table 13.  v4.0.0 2021.12.13
Quartus® Prime Version Description Impact
21.4 Initial release to the Intel FPGA IP library.
The 21.4 release supports the following design example variants:
  • Dynamic reconfiguration between 24G CPRI with RS-FEC and 24.3G/12G/10G/9.8G/6G/4.9G/3G/2.4G/1.2G CPRI variants with optional RS-FEC.
  • Dynamic reconfiguration between Ethernet design example variants per the Supported Dynamic Reconfiguration between Ethernet Variants in the Quartus® Prime Software Version 21.4 table.
—
Table 14.  Supported Dynamic Reconfiguration between Ethernet Design Example Variants in the Quartus® Prime Software Version 21.4The current release provides simulation, compilation, and timing support.
Reconfiguration Group PMA Type Max Number of Transceiver Lanes Modulation Base and Supported Profiles FEC Type
25GE-1 FGT 1 NRZ

1x25GE

 IEEE 802.3 RS(528,514) (CL91)

1x10GE

 None
100GE-4 FGT 4

NRZ

PAM4

1x100GE-4

 IEEE 802.3 RS(528,514) (CL91)

4x25GE-1

 IEEE 802.3 RS(528,514) (CL91)

2x50GE-1

 IEEE 802.3 RS(544,514) (CL134)
Level Two Title