F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes

Download PDF
ID 710468
Date 11/04/2024
Public
Document Table of Contents
Document Table of Contents x
1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes
1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes x
1.1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v11.0.0 1.2. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v10.0.0 1.3. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v9.0.0 1.4. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v8.0.0 1.5. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v7.3.0 1.6. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.2.0 1.7. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.1.1 1.8. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.1.0 1.9. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.0.0 1.10. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v6.0.0 1.11. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v5.0.0 1.12. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v4.0.0 1.13. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP User Guide Archives 1.14. F-Tile Dynamic Reconfiguration Design Example User Guide Archives
1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes

1.11. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v5.0.0

Table 11.  v5.0.0 2022.03.28
Quartus® Prime Version Description Impact
22.1 Added support for the following design example variants:
  • Dynamic reconfiguration between 53.125G PMA/FEC Direct PHY and the following target PMA/FEC Direct PHY variants:
    • 53.125G
    • 53.125G with RS-FEC
    • 25.78125G
    • 24.33054G
    • 10.3125G
    • 10.1376G
    • 9.8304G
    • 4.9152G
    • 2.4576G
  • Updated dynamic reconfiguration between Ethernet design example variants per the Supported Dynamic Reconfiguration between Ethernet Design Example Variants in the Quartus® Prime Software Version 22.1 table.
—
All design examples support Verilog and VHDL file formats. —
Added the Agilex I-Series Transceiver-SoC Development Kit support for the following hardware design examples:
  • All CPRI variants
  • 25GE-1 and 100GE-4 Ethernet variants
—
Table 12.  Supported Dynamic Reconfiguration between Ethernet Design Example Variants in the Quartus® Prime Software Version 22.1The current release provides simulation, compilation, and timing support.
Reconfiguration Group PMA Type Modulation Base and Supported Profiles FEC Type
25GE-1 with IEEE 802.3 RS(528,514) (CL91) FEC FGT NRZ

1x25GE

 IEEE 802.3 RS(528,514) (CL91)

1x10GE

 None
100GE-4 with IEEE 802.3 RS(528,514) (CL91) FEC FGT

NRZ

PAM4

1x100GE-4
  • None
  • IEEE 802.3 RS(528,514) (CL91)

1x100GE-2

 IEEE 802.3 RS(544,514) (CL134)

4x25GE-1
  • None
  • IEEE 802.3 RS(528,514) (CL91)

2x50GE-1

 IEEE 802.3 RS(544,514) (CL134)
400GE-8 with IEEE 802.3 RS(544,514) (CL134) FEC FGT PAM4

1x400G-8

 IEEE 802.3 RS(544,514) (CL134)

2x200GE-4

 IEEE 802.3 RS(544,514) (CL134)

4x100GE-2

 IEEE 802.3 RS(544,514) (CL134)
Level Two Title