F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes

Download PDF
ID 710468
Date 4/03/2024
Public
Document Table of Contents
Document Table of Contents x
1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes
1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes x
1.1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v9.0.0 1.2. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v8.0.0 1.3. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v7.3.0 1.4. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.2.0 1.5. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.1.1 1.6. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.1.0 1.7. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v7.0.0 1.8. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v6.0.0 1.9. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v5.0.0 1.10. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP v4.0.0 1.11. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP User Guide Archives 1.12. F-Tile Dynamic Reconfiguration Design Example User Guide Archives
1. F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Release Notes

1.8. F-Tile Dynamic Reconfiguration Suite Intel FPGA IP v6.0.0

Table 8.  v6.0.0 2022.06.21
Quartus® Prime Version Description Impact
22.2 Added support for new design example variants for Ethernet:
  • Base variants:
    • 100G-4 with RS-FEC and PTP
    • 25G-1 with RS-FEC and PTP
    • 400G-8 with RS-FEC and PTP
—
Added support for a new design example variant for PMA/FEC Direct PHY:
  • Base variant: 400G-8 with RS-FEC
 —
Added hardware support for the following design example variant:
  • Ethernet base variant: 400G-8 with RS-FEC
  • PMA/FEC Direct PHY base variant: 50G-1
—
Added the Agilex™ 7 I-Series Transceiver-SoC Development Kit support for the following hardware design examples:
  • Ethernet base variant: 400G-8 with RS-FEC
  • PMA/FEC Direct PHY base variant: 50G-1
—
Level Two Title