Visible to Intel only — GUID: wad1637636067735
Ixiasoft
1. HDMI Intel® FPGA IP Design Example Quick Start Guide for Agilex™ 7 F-Tile Devices
2. HDMI 2.1 Design Example (Support FRL = 1, Enable Active Video Protocol = None)
3. HDMI 2.1 Design Example with AXI4-stream Interface Enabled (Support FRL =1, Enable Active Video Protocol = AXIS-VVP Full)
4. Document Revision History for the F-Tile HDMI Intel® FPGA IP Design Example User Guide
2.1. Design Features
2.2. Hardware and Software Requirements
2.3. HDMI 2.1 RX-TX Retransmit Design Block Diagram
2.4. Design Parameters
2.5. Design Components
2.6. Design Software Flow
2.7. Clocking Scheme
2.8. Interface Signals
2.9. Hardware Setup
2.10. Simulation Testbench
2.11. Debugging Features
3.7.1. HDMI 2.1 RX-TX Retransmit Design without Video Frame Buffer (Enable Active Video Protocol = AXIS-VVP Full, Video In and Out Use the Same Clock = ON)
3.7.2. HDMI 2.1 RX-TX Retransmit Design with Video Frame Buffer (Enable Active Video Protocol = AXIS-VVP Full, Video In and Out Use the Same = OFF)
3.7.3. Clock Details
Visible to Intel only — GUID: wad1637636067735
Ixiasoft
2.4.2. HDMI Intel® FPGA IP Design Example Parameters
Parameter | Value | Description |
---|---|---|
Available Design Example | ||
Select Design | Agilex 7 HDMI RX-TX Retransmit with clocked video interface | Select the design example to be generated. The generated design example has pre-configured parameter settings. It does not follow user settings. |
Select Daughter Card Revision | 0: Revision 9 2: No Daughter Card |
Select available HDMI daughter card for Design Example generation. |
Design Example Files | ||
Simulation | On, Off | Turn on this option to generate the necessary files for the simulation testbench.
Note: Design example simulation is not supported if Include I2C is selected.
|
Synthesis | On, Off | Turn on this option to generate the necessary files for Quartus® Prime compilation and hardware demonstration. |
Generated HDL Format | ||
Generate File Format | Verilog, VHDL | Select your preferred HDL format for the generated design example fileset.
Note: This option only determines the format for the generated top level IP files. All other files (e.g. example testbenches and top level files for hardware demonstration) are in Verilog HDL format.
|
Target Development Kit | ||
Select Board | No Development Kit, Agilex™ 7 I-Series SoC FPGA Development Kit FA, Agilex™ 7 I-Series SoC FPGA Development Kit FB, Custom Development Kit | Select the board for the targeted design example.
Note: For Agilex™ 7 I-Series SoC FPGA Development Kit FA and Agilex™ 7 I-Series SoC FPGA Development Kit FB, you may change the target device using the Change Target Device parameter if your board revision has a different device variant. The IP core sets all pin assignments according to the development kit.
|
Target Device | ||
Change Target Device | On, Off | Turn on this option and select the preferred device variant for the development kit. |