Visible to Intel only — GUID: adm1626722526140
Ixiasoft
1.2. Open the Example Design
The PLL_RAM example design includes Intel® FPGA IP cores to demonstrate the basic simulation flow. Perform the following steps to open the design example:
- Download and unzip the Quartus_Pro_PLL_RAM.zip design example.
- Launch the Intel® Quartus® Prime Pro Edition software version 21.3.
- To open the example design project, click File > Open Project, select the pll_ram.qpf project file, and then click OK.
Figure 1. pll_ram Project in the Intel® Quartus® Prime Pro Edition