Visible to Intel only — GUID: kjl1519923189923
Ixiasoft
Visible to Intel only — GUID: kjl1519923189923
Ixiasoft
2. Creating a Partial Reconfiguration Design
The Intel® Quartus® Prime Pro Edition software supports the PR feature for the Intel® Stratix® 10, Intel® Agilex™ , Intel® Arria® 10, and Intel® Cyclone® 10 GX device families.
- Allows run-time design reconfiguration
- Increases scalability of the design through time-multiplexing
- Lowers cost and power consumption through efficient use of board space
- Supports dynamic time-multiplexing functions in the design
- Improves initial programming time through smaller bitstreams
- Reduces system down-time through line upgrades
- Enables easy system update by allowing remote hardware change
- A simplified compilation flow for partial reconfiguration
Hierarchical Partial Reconfiguration
Intel® Quartus® Prime Pro Edition software also supports hierarchical partial reconfiguration (HPR), with multiple parent and child design partitions, or multiple levels of partitions in a design. In HPR designs, a static region instantiates a parent PR region, and a parent PR region instantiates a child PR region. The same PR region reprogramming is possible for the child and parent partitions. Refer to Hierarchical Partial Reconfiguration.
Static Update Partial Reconfiguration
Static update partial reconfiguration (SUPR) allows you to define and modify a specialized static region, without requiring recompilation of all personas. This technique is useful for a portion of a design that you may possibly want to change for risk mitigation, but that never requires runtime reconfiguration. In PR without a SUPR partition, you must recompile all personas for any change to the static region. Refer to the Partial Reconfiguration Tutorials for detailed SUPR instructions.
Partial Reconfiguration Design Simulation
The Intel® Quartus® Prime Pro Edition software supports simulation of PR persona transitions through the use of simulation multiplexers. You use the simulation multiplexers to change which persona drives logic inside the PR region during simulation. This simulation allows you to observe the resulting change and the intermediate effect in a reconfigurable partition. Refer to Partial Reconfiguration Design Simulation for details.
Section Content
What's New In This Version
Partial Reconfiguration Terminology
Partial Reconfiguration Process Sequence
Internal Host Partial Reconfiguration
External Host Partial Reconfiguration
Partial Reconfiguration Design Flow
Partial Reconfiguration Design Considerations
Hierarchical Partial Reconfiguration
Partial Reconfiguration Design Timing Analysis
Partial Reconfiguration Design Simulation
Partial Reconfiguration Design Debugging
Partial Reconfiguration Security ( Intel Stratix 10 Designs)
PR Bitstream Compression and Encryption ( Intel Arria 10 and Intel Cyclone 10 GX Designs)
Avoiding PR Programming Errors
Exporting a Version-Compatible Compilation Database for PR Designs
Creating a Partial Reconfiguration Design Revision History