5G Polar Intel® FPGA IP User Guide

Download PDF
ID 683766
Date 3/31/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the 5G Polar Intel® FPGA IP 2. Getting Started with the 5G Polar Intel® FPGA IP 3. Designing with the 5G Polar Intel® FPGA IP 4. 5G Polar Intel® FPGA IP Functional Description 5. 5G Polar IP User Guide Archive 6. Document Revision History for the 5G Polar Intel® FPGA IP User Guide
1. About the 5G Polar Intel® FPGA IP x
1.1. 5G Polar Intel® FPGA IP Features 1.2. 5G Polar Intel® FPGA IP Device Family Support 1.3. Release Information for the 5G Polar Intel® FPGA IP 1.4. 5G Polar IP Performance and Resource Utilization
2. Getting Started with the 5G Polar Intel® FPGA IP x
2.1. Installing and Licensing Intel® FPGA IP Cores
2.1. Installing and Licensing Intel® FPGA IP Cores x
2.1.1. Intel® FPGA IP Evaluation Mode 2.1.2. 5G Polar IP Timeout Behavior
3. Designing with the 5G Polar Intel® FPGA IP x
3.1. 5G Polar IP Directory Structure 3.2. Generating a 5G Polar IP 3.3. Simulating the 5G Polar IP with RTL Simulators 3.4. Simulating the 5G Polar IP with MATLAB 3.5. Simulating the 5G Polar IP with the C-model
3.3. Simulating the 5G Polar IP with RTL Simulators x
3.3.1. Simulation Results for the 5G Polar IP
4. 5G Polar Intel® FPGA IP Functional Description x
4.1. 5G Polar IP Signals 4.2. 5G Polar IP Throughput and Latency
1. About the 5G Polar Intel® FPGA IP
2. Getting Started with the 5G Polar Intel® FPGA IP
3. Designing with the 5G Polar Intel® FPGA IP
4. 5G Polar Intel® FPGA IP Functional Description
5. 5G Polar IP User Guide Archive
6. Document Revision History for the 5G Polar Intel® FPGA IP User Guide

3.5. Simulating the 5G Polar IP with the C-model

Verify that the RTL behaves the same as these models.
Before simulating, generate a 5G Polar design example.
  1. Compile the C code from the <Design Example Directory>\c_model\ directory.
  2. For GCC compiler from terminal on Linux:
    1. For polar encoder or decoder type:
      >> gcc -lm polar5g_codec_tb.c
      >> ./a.out <list_size> <len_type> <crc_type> <il_on>

      where:

      • list_size corresponds to the compile-time parameter NUM_LIST in the RTL
      • len_type corresponds to the param_len input in the RTL
      • crc_type corresponds to the param_crc input in the RTL
      • il_on corresponds to the param_il input in the RTL

      For example,

      >> ./a.out 4 2 4 1
      This test case runs list size = 4, code block length = 64, CRC = CRC16, and the interleaver is on.
    2. For downlink polar encoder with bit allocation type:
      >> gcc -lm polar5g_enc_ba_dl_tb.c
      >> a.out
    3. For uplink polar decoder with bit allocation type:
      >> gcc -lm polar5g_dec_ba_ul_tb.c
      >> a.out
  3. For GCC compiler (e.g. MinGW-w64) from Command Prompt on Windows type:
    >> gcc -lm polar5g_codec_tb.c (Encoder or Decoder)
    >> gcc -lm polar5g_enc_ba_dl_tb.c (Enocder with bit allocation)
    >> gcc -lm polar5g_dec_ba_ul_tb.c (Decoder with bit allocation)
    >> a.exe
  4. For Visual Studio on Windows:
    1. Create an empty VS project in <Design Example Directory> directoy
    2. Add a single source file polar5g_codec_tb.c, polar5g_enc_ba_dl_tb.c or polar5g_dec_ba_ul_tb.c to the project
    3. Build and run the project.
    The test function generates polar5g_codec_params.txt, polar5g_enc_in.txt, polar5g_enc_out.txt, polar5g_dec_in.txt, and polar5g_dec_out.txt, which you may use in RTL simulation as inputs or as reference outputs.
Level Two Title