5G Polar Intel® FPGA IP User Guide

Download PDF
ID 683766
Date 3/31/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the 5G Polar Intel® FPGA IP 2. Getting Started with the 5G Polar Intel® FPGA IP 3. Designing with the 5G Polar Intel® FPGA IP 4. 5G Polar Intel® FPGA IP Functional Description 5. 5G Polar IP User Guide Archive 6. Document Revision History for the 5G Polar Intel® FPGA IP User Guide
1. About the 5G Polar Intel® FPGA IP x
1.1. 5G Polar Intel® FPGA IP Features 1.2. 5G Polar Intel® FPGA IP Device Family Support 1.3. Release Information for the 5G Polar Intel® FPGA IP 1.4. 5G Polar IP Performance and Resource Utilization
2. Getting Started with the 5G Polar Intel® FPGA IP x
2.1. Installing and Licensing Intel® FPGA IP Cores
2.1. Installing and Licensing Intel® FPGA IP Cores x
2.1.1. Intel® FPGA IP Evaluation Mode 2.1.2. 5G Polar IP Timeout Behavior
3. Designing with the 5G Polar Intel® FPGA IP x
3.1. 5G Polar IP Directory Structure 3.2. Generating a 5G Polar IP 3.3. Simulating the 5G Polar IP with RTL Simulators 3.4. Simulating the 5G Polar IP with MATLAB 3.5. Simulating the 5G Polar IP with the C-model
3.3. Simulating the 5G Polar IP with RTL Simulators x
3.3.1. Simulation Results for the 5G Polar IP
4. 5G Polar Intel® FPGA IP Functional Description x
4.1. 5G Polar IP Signals 4.2. 5G Polar IP Throughput and Latency
1. About the 5G Polar Intel® FPGA IP
2. Getting Started with the 5G Polar Intel® FPGA IP
3. Designing with the 5G Polar Intel® FPGA IP
4. 5G Polar Intel® FPGA IP Functional Description
5. 5G Polar IP User Guide Archive
6. Document Revision History for the 5G Polar Intel® FPGA IP User Guide

3.3. Simulating the 5G Polar IP with RTL Simulators

Verify that the RTL behaves the same as these models with Aldec, ModelSim, NCSim, VCS, and Xcelium simulators.
Before simulating, generate a 5G Polar design example.
  1. For the VCS simulator, run <<Design Example Directory>>\simulation_scripts\synopsys\vcsmx\vcsmx_setup.sh. 
    >> source vcsmx_setup.sh 
>> ./simv
  2. For NCSim, run from <Design Example Directory>\simulation_scripts\cadence\ncsim_setup.sh directory. 
    >> sh ./ncsim_setup.sh USER_DEFINED_ELAB_OPTIONS='"-timescale 1ps/1ps"' USER_DEFINED_SIM_OPTIONS='"-input \"@run; exit\""'
  3. For Xcelium, run <Design Example Directory>\simulation_scripts\ xcelium\xcelium_setup.sh directory. 
    >> sh ./xcelium_setup.sh USER_DEFINED_ELAB_OPTIONS='"-timescale 1ps/1ps"' USER_DEFINED_SIM_OPTIONS='"-input \"@run; exit\""'
  4. For the ModelSim simulator, run <Example Design Folder>\simulation_scripts\mentor\msim_setup.tcl. 
    >> vsim -c -do msim_setup.tcl
>> ld
>> run -all
  5. For Aldec, run <Design Example Directory>\simulation_scripts\aldec\ rivierapro_setup.tcl. 
    >> vsim -c -do rivierapro_setup.tcl
>> ld
>> run -all

Section Content
Simulation Results for the 5G Polar IP

Level Two Title