Visible to Intel only — GUID: fny1522191411851
Ixiasoft
2.1. Step 1: Getting Started
2.2. Step 2: Preparing the Base Revision
2.3. Step 3: Preparing the Implementation Revisions for Debugging
2.4. Step 4: Configuring Signal Tap Logic Analyzer
2.5. Step 5: Generating Programming Files
2.6. Step 6: Programming the FPGA Device
2.7. Step 7: Performing Data Acquisition
Visible to Intel only — GUID: fny1522191411851
Ixiasoft
2.6. Step 6: Programming the FPGA Device
Before you begin:
- Connect the power supply to the Intel® Arria® 10 GX FPGA development board.
- Connect the USB Blaster cable between your PC USB port and the USB Blaster port on the development board.
Note: This tutorial utilizes the Intel® Arria® 10 GX FPGA development board on the bench, outside of the PCIe* slot in your host machine.
To program the design on the board:
- In the Intel® Quartus® Prime software, click Tools > Programmer.
- In the Programmer, click Hardware Setup and select USB-Blaster
- Click Auto Detect and select the appropriate Intel® Arria® 10 device for your development board.
- Click OK. The Intel® Quartus® Prime software detects and updates the Programmer with the FPGA devices on the board.
- Select the appropriate Intel® Arria® 10 device for your development board and click Change File and load the blinking_led.sof file.
- Enable Program/Configure for blinking_led.sof file.
- Click Start and wait for the progress bar to reach 100%.
- To program the PR persona that you want to debug, right-click the blinking_led.sof file in the Programmer, and click Add PR Programming File.
- Select the blinking_led_slow.pr_partition.rbf file.
- Disable Program/Configure for the blinking_led.sof file.
- Enable Program/Configure for blinking_led_slow.pr_partition.rbf file and click Start.
- On the board, verify that two of the LEDs are blinking slower than the other two.