Visible to Intel only — GUID: ihh1519958076459
Ixiasoft
2.1. Step 1: Getting Started
2.2. Step 2: Preparing the Base Revision
2.3. Step 3: Preparing the Implementation Revisions for Debugging
2.4. Step 4: Configuring Signal Tap Logic Analyzer
2.5. Step 5: Generating Programming Files
2.6. Step 6: Programming the FPGA Device
2.7. Step 7: Performing Data Acquisition
Visible to Intel only — GUID: ihh1519958076459
Ixiasoft
1.4. Downloading the Tutorial Design
The partial reconfiguration tutorial files are available in:
https://github.com/intel/fpga-partial-reconfig
To download the tutorial:
- In the web page, click Code and then select Clone or Download ZIP.
- Unzip the fpga-partial-reconfig-master.zip file.
- Navigate to the tutorials/a10_pcie_devkit_blinking_led_stp sub-folder to access the design.