AN 845: Signal Tap Tutorial for Intel® Arria® 10 Partial Reconfiguration Design

ID 683662
Date 1/28/2022
Public

2.2. Step 2: Preparing the Base Revision

To prepare the base revision, extend the debug fabric to the PR regions that you want to debug.
To extend the debug fabric to the PR regions that you want to debug:
  1. Instantiate the SLD JTAG Bridge Agent in the static region
  2. Instantiate the SLD JTAG Bridge Host in the default persona of the PR region

For the debug logic to be function properly after partial reconfiguration, the design needs a reset signal. To add a reset signal to the design, instantiate the Intel Configuration Reset Release Endpoint to Debug Logic IP in the PR region.