Visible to Intel only — GUID: otw1487184680216
Ixiasoft
1.1. System Specification
1.2. Device Selection
1.3. Early System and Board Planning
1.4. Pin Connection Considerations for Board Design
1.5. I/O and Clock Planning
1.6. Design Entry
1.7. Design Implementation, Analysis, Optimization, and Verification
1.8. Conclusion
1.9. Document Revision History
1.10. Design Checklist
1.11. Appendix: Arria® 10 Transceiver Design Guidelines
1.7.1. Selecting a Synthesis Tool
1.7.2. Device Resource Utilization Reports
1.7.3. Quartus Prime Messages
1.7.4. Timing Constraints and Analysis
1.7.5. Area and Timing Optimization
1.7.6. Preserving Performance and Reducing Compilation Time
1.7.7. Simulation
1.7.8. Formal Verification
1.7.9. Power Analysis
1.7.10. Power Optimization
Visible to Intel only — GUID: otw1487184680216
Ixiasoft
1.4.5.3. Simultaneous Switching Noise
Number | Done? | Checklist Item |
---|---|---|
1 | Break out large bus signals on board layers close to the device to reduce cross talk. | |
2 | Route traces orthogonally if two signal layers are next to each other, if possible. Use a separation of two to three times the trace width. |
SSN is a concern when too many pins (in close proximity) change voltage levels at the same time. Noise generated by SSN can reduce the noise margin and cause incorrect switching. Although SSN is dominant on the device package, plan the board layout according to the board layout recommendations in the PCB guidelines can help with noise reduction.