E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 4/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.9.3. PCS, OTN, FlexE, and Custom PCS Modes

Each E-Tile Hard IP for Ethernet Intel FPGA IP instance contains a full featured multi-lane PCS layer, which offers a number of interfacing options from the FPGA fabric.
The IP offers the following PCS options:
  • PCS Only - This mode uses the MII interface to transmit and receive Ethernet packets for data rate of 10/25/100 Gbps.
  • OTN and FlexE - This mode uses the PCS66 interface to read and write 66 bit blocks data, from and to the PMA block.
  • Custom PCS - This mode uses the MII interface to transmit and receive packets from non-Ethernet protocols with data rates with 2.5 to 28 Gbps.
Figure 30. TX PCS Datapath with and without RS-FEC
Figure 31. RX PCS Datapath with and without RS-FEC