Visible to Intel only — GUID: iwq1599531548487
Ixiasoft
Visible to Intel only — GUID: iwq1599531548487
Ixiasoft
3.7. Avoid Changing Clock Signals and Other Control Signals Simultaneously
When you are running a simulation using the embedded memory simulation model on an event-based simulator, you must avoid changing the clock signals and other control signals (i.e., address and data signals) simultaneously. For example, if you change the read enable signal at the same time when a positive clock edge arrives, the simulator either schedules the read enable signal to happen after or before the positive clock edge. In other words, a delta delay occurs between the read enable and positive clock edge, which can result in an unexpected behavior in simulation. To avoid this unexpected behavior, Altera recommends that you insert delays between the clock signals and other control signals.