AN 919: Improving Quality of Results with Design Assistant

Download PDF
ID 683369
Date 4/26/2024
Public

Visible to Intel only — GUID: btv1591018455023

Ixiasoft

View Details

Document Table of Contents
Document Table of Contents x
Improving Quality of Results with Design Assistant Document Revision History for AN 919: Improving Quality of Results with Design Assistant Appendix A: Running Design Assistant Appendix B: Design Assistant Rules
Improving Quality of Results with Design Assistant x
About Design Assistant About the Design Assistant Design Example Fixing SDC and CDC Rules in the Design Assistant Design Example Fixing Other Faults in the Design Assistant Design Example
Appendix A: Running Design Assistant x
Running Design Assistant
Appendix B: Design Assistant Rules x
Timing Closure Rules Clock Domain Crossing and Reset Domain Crossing Rules Intrinsic Margin Rules Combinatorial Logic Levels Reducing High Fan-out Nets Hyper-Retimer Restrictions Initial Power-Up Conditions Rules Reset Release Intel FPGA IP
Reducing High Fan-out Nets x
Duplication Rules Tension and Span Rules
Initial Power-Up Conditions Rules x
Removing Initial Power-Up Conditions
Improving Quality of Results with Design Assistant
Document Revision History for AN 919: Improving Quality of Results with Design Assistant
Appendix A: Running Design Assistant
Appendix B: Design Assistant Rules

Running Design Assistant

  1. Click Assignment > Settings.
    Figure 16. Settings
  2. Go to Design Assistant Rule Settings, and turn on Enable Design Assistant execution during compilation.
    Figure 17. Design Assistant Rules
  3. To run Design Assistant under analysis mode, open Timing Analyzer and click Report DRC
    Figure 18. Report DRC
  4. By default, Design Assistant reports 500 violations, to see more violations, increment that number:
    set_global_assignment -name DESIGN_ASSISTANT_MAX_VIOLATIONS_PER_RULE <number>
Level Two Title