AN 919: Improving Quality of Results with Design Assistant

Download PDF
ID 683369
Date 4/26/2024
Public
Document Table of Contents
Document Table of Contents x
Improving Quality of Results with Design Assistant Document Revision History for AN 919: Improving Quality of Results with Design Assistant Appendix A: Running Design Assistant Appendix B: Design Assistant Rules
Improving Quality of Results with Design Assistant x
About Design Assistant About the Design Assistant Design Example Fixing SDC and CDC Rules in the Design Assistant Design Example Fixing Other Faults in the Design Assistant Design Example
Appendix A: Running Design Assistant x
Running Design Assistant
Appendix B: Design Assistant Rules x
Timing Closure Rules Clock Domain Crossing and Reset Domain Crossing Rules Intrinsic Margin Rules Combinatorial Logic Levels Reducing High Fan-out Nets Hyper-Retimer Restrictions Initial Power-Up Conditions Rules Reset Release Intel FPGA IP
Reducing High Fan-out Nets x
Duplication Rules Tension and Span Rules
Initial Power-Up Conditions Rules x
Removing Initial Power-Up Conditions
Improving Quality of Results with Design Assistant
Document Revision History for AN 919: Improving Quality of Results with Design Assistant
Appendix A: Running Design Assistant
Appendix B: Design Assistant Rules

Improving Quality of Results with Design Assistant

Optimizing your design’s source code is typically the first and most effective technique for improving the quality of results. Design Assistant is a convenient tool that allows you to identify potential issues earlier. Design Assistant runs targeted sanity checks and provides guidance at each stage, thereby reducing the total number of iterations for design closure.

Section Content
About Design Assistant
About the Design Assistant Design Example
Fixing SDC and CDC Rules in the Design Assistant Design Example
Fixing Other Faults in the Design Assistant Design Example

Related Information
Level Two Title