AN 919: Improving Quality of Results with Design Assistant

ID 683369
Date 4/26/2024
Public

Hyper-Retimer Restrictions

The Hyper-Retimer balances register chains by retiming ALM registers into Hyper-Registers in the routing fabric.

The Design Assistant rules that identify retiming restrictions prevent the Hyper-Retimer from making optimizations in Agilex™ 7 and Intel Stratix 10 devices, thus limiting performance. Such restrictions include asynchronous resets, high fan-out nets, timing exceptions, the preserve register attributes, and initial conditions. The Design Assistant rules are:

  • TMC-20204 – nodes with retiming restrictions that may restrict retiming
  • TMC-20205 – nodes with initial conditions that may restrict retiming
  • HRR-10003 – registers with high fan-out non-globals
Note: TMC-20204 and TMC-20205 only look at the worst setup-failing paths in the design. They do not report on retiming restrictions or initial conditions in off-critical logic.

Fast forward compile identifies the critical chain and points out the next steps to take to remove the retiming restrictions, if possible. For more information about hyper-retiming restrictions, refer to the Intel Hyperflex Architecture High-Performance Design Handbook.