Visible to Intel only — GUID: hse1591092301265
Ixiasoft
Hyper-Retimer Restrictions
The Design Assistant rules that identify retiming restrictions prevent the Hyper-Retimer from making optimizations in Agilex™ 7 and Intel Stratix 10 devices, thus limiting performance. Such restrictions include asynchronous resets, high fan-out nets, timing exceptions, the preserve register attributes, and initial conditions. The Design Assistant rules are:
- TMC-20204 – nodes with retiming restrictions that may restrict retiming
- TMC-20205 – nodes with initial conditions that may restrict retiming
- HRR-10003 – registers with high fan-out non-globals
Fast forward compile identifies the critical chain and points out the next steps to take to remove the retiming restrictions, if possible. For more information about hyper-retiming restrictions, refer to the Intel Hyperflex Architecture High-Performance Design Handbook.