Visible to Intel only — GUID: bhc1411112778182
Ixiasoft
Visible to Intel only — GUID: bhc1411112778182
Ixiasoft
1. Serial Lite III Streaming Intel® FPGA IP Quick Reference
Updated for: |
---|
Intel® Quartus® Prime Design Suite 24.1 |
IP Version 20.1.0 |
The Serial Lite III Streaming Intel® FPGA IP core is a lightweight protocol suitable for high bandwidth streaming data in chip-to-chip, board-to-board, and backplane applications.
Item |
Description |
||
---|---|---|---|
Release Information |
Version |
24.1 Quartus® Prime Pro Edition ( Stratix® 10, Arria® 10, and Cyclone® 10 GX devices) 21.1 Quartus® Prime Standard Edition ( Arria® 10, Stratix® V, and Arria® V GZ devices) |
|
Release Date |
April 2024 ( Quartus® Prime Pro Edition v24.1) November 2021 ( Quartus® Prime Standard Edition v21.1) |
||
IP Catalog Name |
|
||
Ordering Code |
IP-SLITE3/ST |
||
Product ID |
010A |
||
Vendor ID |
6AF7 |
||
IP Information |
Core Features |
|
|
Protocol Features |
|
||
Typical Application |
|
||
Device Family Support |
Stratix® 10 (Final support), Arria® 10 (Final support), Cyclone® 10 GX (Final support), Arria® V GZ (Final support), and Stratix® V (Final support) FPGA devices. Advance support - The IP is available for simulation and compilation for this device family. FPGA programming file (.pof) support is not available for Quartus® Prime Pro – Stratix 10 Edition Beta software and as such IP timing closure cannot be guaranteed. Timing models include initial engineering estimates of delays based on early post-layout information. The timing models are subject to change as silicon testing improves the correlation between the actual silicon and the timing models. You can use this IP for system architecture and resource utilization studies, simulation, pinout, system latency assessments, basic timing assessments (pipeline budgeting), and I/O transfer strategy (data-path width, burst depth, I/O standards tradeoffs). Final support - The IP is verified with final timing models for this device family. The IP meets all the functional and timing requirements for the device family and can be used in production designs. |
||
Design Tools |
|