Visible to Intel only — GUID: pmg1494231858531
Ixiasoft
1.1. Device Family Support
1.2. Parameters
1.3. Mailbox Client Intel FPGA Core Interface Signals
1.4. Mailbox Client Intel FPGA IP Avalon® MM Memory Map
1.5. Commands and Responses
1.6. Specifying the Command and Response FIFO Depths
1.7. Enabling Cryptographic Services
1.8. Using the Mailbox Client Intel FPGA IP
1.9. Mailbox Client Intel FPGA IP Core Use Case Examples
1.10. Nios® II HAL Driver
1.11. Mailbox Client Intel FPGA IP User Guide Archives
1.12. Document Revision History for the Mailbox Client Intel FPGA IP User Guide
Visible to Intel only — GUID: pmg1494231858531
Ixiasoft
1.3. Mailbox Client Intel FPGA Core Interface Signals
The host communicates with the Mailbox Client Intel FPGA over its Avalon® Memory-Mapped ( Avalon® MM) interface. For Intel® Agilex™ devices, the AXI target interface is available if you enabled HAS_OFFLOAD parameter.
Through the AXI interface, the crypto service has access to the lowest 1GB of memory, with a maximum data size of 512 MB per each read and write operation.
The following figure illustrates the Mailbox Client Intel FPGA IP interfaces.
Figure 2. Mailbox Client Intel® FPGA IP InterfacesThe AXI target interface is only available in the Intel® Agilex™ devices with enabled HAS_OFFLOAD parameter.