Mailbox Client Intel® FPGA IP User Guide

ID 683290
Date 11/10/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

1.3. Mailbox Client Intel FPGA Core Interface Signals

The host communicates with the Mailbox Client Intel FPGA over its Avalon® Memory-Mapped ( Avalon® MM) interface. For Intel® Agilex™ devices, the AXI target interface is available if you enabled HAS_OFFLOAD parameter.

Through the AXI interface, the crypto service has access to the lowest 1GB of memory, with a maximum data size of 512 MB per each read and write operation.
The following figure illustrates the Mailbox Client Intel FPGA IP interfaces.
Figure 2. Mailbox Client Intel® FPGA IP InterfacesThe AXI target interface is only available in the Intel® Agilex™ devices with enabled HAS_OFFLOAD parameter.
Note: For information about the AXI target interface, refer to .