Mailbox Client Intel® FPGA IP User Guide

ID 683290
Date 11/10/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

1.9. Mailbox Client Intel FPGA IP Core Use Case Examples

The Mailbox Client Intel FPGA IP is an Avalon® MM slave component that must connect to an Avalon® MM master. The simplest Avalon® MM master is the JTAG-to-Avalon Master.

The rsu1.tcl script provides examples to perform all the available command functions. You can run the functions available in the rsu1.tcl script via System Console of the Intel® Quartus® Prime software.

The following example shows how to access the quad SPI flash memory. Follow this sequence to prevent errors. Refer to for more information about these commands.
  1. QSPI_OPEN
  2. QSPI_SET_CS
  3. Any of the following quad SPI operations:
    • QSPI_READ
    • QSPI_WRITE
    • QSPI_ERASE
    • QSPI_READ_DEVICE_REG
    • QSPI_WRITE_DEVICE_REG
    • QSPI_SEND_DEVICE_OP
  4. QSPI_CLOSE