Visible to Intel only — GUID: dda1614373404970
Ixiasoft
1.1. Hardware and Software Requirements
1.2. Generating the Design Example
1.3. Directory Structure
1.4. Simulating the Design Example
1.5. Compiling the Compilation-Only Project
1.6. Compiling and Configuring the Design Example in Hardware
1.7. Testing the Hardware Design Example
1.8. Transceiver Toolkit
Visible to Intel only — GUID: dda1614373404970
Ixiasoft
1.7. Testing the Hardware Design Example
After you compile the F-Tile CPRI PHY Intel® FPGA IP core design example and configure it on your Agilex™ 7 device, you can use the System Console to program the IP core and its PHY IP core registers.
To start the System Console and test the hardware design example, follow these steps:
- After the hardware design example is configured on the Agilex™ 7 device, in the Quartus® Prime Pro Edition software, click Tools > System Debugging Tools > System Console.
- In the Tcl Console pane, type cd hwtest to change directory to <design_example_dir>/hardware_test_design/hwtest_sl.
- Type source main_script.tcl to open a connection to the JTAG master and start the test.