AN 875: Intel® Stratix® 10 E-Tile PCB Design Guidelines

Download PDF
ID 683262
Date 3/12/2019
Public
Document Table of Contents
Document Table of Contents x
1. Introduction 2. Platform Design Strategy for 56G PAM4 Channels 3. Document Revision History for AN 875: Intel® Stratix® 10 E-Tile PCB Design Guidelines
2. Platform Design Strategy for 56G PAM4 Channels x
2.1. Intel® Stratix® 10 E-Tile Transceiver Channel Usage Mode 2.2. Intel® Stratix® 10 E-Tile Signaling - PAM4 vs. NRZ (PAM2) 2.3. PCB Design Flow
2.3. PCB Design Flow x
2.3.1. Design Target at 56 Gbps PAM4 Standard 2.3.2. PCB Materials and Stackup Design 2.3.3. FPGA PCB Design 2.3.4. PCB Pre-Layout Simulation Phase 2.3.5. PCB Post-Layout Simulation Phase
2.3.2. PCB Materials and Stackup Design x
2.3.2.1. Insertion Loss 2.3.2.2. Return Loss 2.3.2.3. Package Loss and Crosstalk 2.3.2.4. PCB Via Design 2.3.2.5. PCB Connector 2.3.2.6. Cable Usage in PCB Design
2.3.3. FPGA PCB Design x
2.3.3.1. FPGA PCB Breakout Design and Reference 2.3.3.2. P/N De-skew Strategy on Differential Pairs 2.3.3.3. Crosstalk - NEXT and FEXT in Differential Pairs
1. Introduction
2. Platform Design Strategy for 56G PAM4 Channels
3. Document Revision History for AN 875: Intel® Stratix® 10 E-Tile PCB Design Guidelines

2.1. Intel® Stratix® 10 E-Tile Transceiver Channel Usage Mode

Intel® Stratix® 10 E-Tile supports dual-mode PAM4 and NRZ serial transceivers for up to 12 lanes of CEI-56G-LR 56G PAM4 and up to 24 lanes of 28.9G NRZ 802.3-KR/CR. In PAM4 mode, for data rate higher than 40 Gbps, the configuration with the maximum capacity is with every other channel running PAM4 with a maximum data rate of 57.8 Gbps (channels 2n, n=0,1,..11 are for PAM4, channels 2n+1 are unused). Up to 32 Gbps PAM4 can be supported on every channel if all channels are running. In NRZ mode, up to 28.9 Gbps can be supported on every channel if all channels are running.

Figure 1.  Intel® Stratix® 10 E-Tile Transceiver Usage Example: Channels Running at Data Rates > 28.9 Gbps
Figure 2.  Intel® Stratix® 10 E-Tile Transceiver Usage Example: Channels Running at Data Rates < 28.9 Gbps
Level Two Title