Visible to Intel only — GUID: vza1487191216990
Ixiasoft
Single-Ended I/O Standard Specifications
Single-Ended SSTL and HSTL I/O Reference Voltage Specifications
Single-Ended SSTL and HSTL I/O Standards Signal Specifications
Differential SSTL I/O Standard Specifications
Differential HSTL I/O Standard Specifications
Differential I/O Standard Specifications
Visible to Intel only — GUID: vza1487191216990
Ixiasoft
I/O Timing
I/O timing data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the timing analysis. You may generate the I/O timing report manually using the Timing Analyzer or using the automated script.
The Intel® Quartus® Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.
Related Information