Visible to Intel only — GUID: zqp1490206621934
Ixiasoft
Visible to Intel only — GUID: zqp1490206621934
Ixiasoft
1. Stratix® 10 Hard Processor System Technical Reference Manual Revision History
Updated for: |
---|
Intel® Quartus® Prime Design Suite 22.4 |
Document Version |
Changes |
---|---|
2022.08.22 | Made the following changes:
|
2018.08.08 | Removed support for multi-master mode in SPI Master Controllers section. |
2018.05.07 | Added the "Accessing the Stratix® 10 HPS Component Reference Manual" section. |
2017.11.06 | Added S10 Address Map and Register Definitions to the "Introduction to the Hard Processor System Address Map" section. |
2017.06.20 | Corrected FPGA-to-SDRAM data width in "Features of the HPS", "HPS-FPGA Memory-Mapped Interfaces" and "Stratix 10 HPS SDRAM L3 Interconnect" sections. The corrected data width is 32, 64, or 128 bits; not fixed 128 bits |
2017.05.08 | Maintenance release |
2016.10.28 |
|
2016.08.01 |
Initial release |
Document Version |
Changes |
---|---|
2023.09.19 | Made the following updates:
|
2021.11.12 | Corrected the numbering for the FPGA to HPS interrupt numbers in the GIC Interrupt Map table. |
2018.05.07 |
|
2017.11.06 | Added address map and register description links for the Cortex*-A53 MPCore Processor in the Address Map and Register Descriptions section. |
2017.05.08 | Renamed " Arm* Cortex*-A53 Timers" section to "Generic Timers" and renamed "Global Timer" section to "System Counter." Content in each section was updated. |
2016.10.28 |
|
2016.08.01 | Initial release |
Document Version | Changes |
---|---|
2017.11.06 |
|
2017.05.08 | Added the following sections in the Cache Coherency:
|
2016.10.28 | Enhanced Cache Coherency System Diagram |
2016.08.01 | Initial Release |
Document Version |
Changes |
---|---|
2019.05.03 | Corrected a broken link in the "System Memory Management Unit" section. |
2017.11.06 |
|
2017.05.08 |
|
2016.10.28 | Added the following sections:
|
2016.08.01 | Initial release |
Document Version |
Changes |
---|---|
2024.01.25 | Revised the Example (Recommended) System Memory Mapping Scheme section to include the support for Clam Shell Mode. Added the memory map table using Clam Shell Mode. |
2022.11.28 | Updated the Example (Recommended) System Memory Mapping Scheme section |
2022.08.22 | Added new section: Example (Recommended) System Memory Mapping Scheme |
2021.02.23 | Changed the "self-refresh" information in SDRAM L3 Interconnect Resets |
2020.01.25 | Corrected the Peripheral Region Address Map. |
2018.09.24 |
|
2018.05.07 | Maintenance release |
2017.11.06 |
|
2017.05.08 | Added the following information:
|
2016.10.31 | Maintenance release |
2016.08.01 | Initial beta release |
Document Version | Changes |
---|---|
2021.06.08 | Added "Shareable Domain" information by adding the following sections:
|
2018.05.07 | Maintenance release |
2017.11.06 | Added address map and register description links for the HPS-FPGA bridges. |
2017.05.08 | Added:
|
2016.10.28 | Maintenance release |
2016.08.01 |
Initial release. |
Document Version |
Changes |
---|---|
2020.01.25 | The following sections were updated:
|
2017.11.06 |
|
2017.05.08 | Added the Programming Model |
2016.10.28 | Added a top-level system diagram |
2016.08.01 | Initial release |
Document Version |
Changes |
---|---|
2017.11.06 | Added S10 Address Map and Register Definitions to the "On-Chip RAM Address Map and Register Definitions" section. |
2017.05.08 | Maintenance release |
2016.10.28 | Added information about exclusive access support |
2016.08.01 |
Initial release |
Document Version | Changes |
---|---|
2017.11.06 | Added address map and register description links for the Error Checking and Correction Controller in the Address Map and Register Descriptions section. |
2017.05.08 | Maintenance release |
2016.10.28 |
|
2016.08.01 | Initial Release |
Document Version | Changes |
---|---|
2024.01.25 | Changed the mpu_ccu_clk signal to mpu_l2_ram_clk in the Hardware Clocks Group figure in Hardware Sequenced Clock Groups. |
2018.09.24 |
|
2017.11.06 |
|
2017.05.08 | New sections added: |
2016.10.28 | Maintenance release |
2016.08.01 | Initial release |
Document Version | Changes |
---|---|
2023.10.02 | Updated the following sections regarding "Reset Sequences":
|
2023.01.27 | Added the HPS_COLD_nRESET Pin Function section |
2021.02.23 | Changed the "self-refresh" information in:
|
2020.06.19 | Reset Manager: Added information to clarify the nCONFIG operation. |
2020.01.25 | Added a new section: HPS-to-FPGA Reset Sequence. |
2019.05.03 |
|
2018.06.18 |
|
2018.05.07 |
|
2018.03.02 | Added the clarifying footnote for HPS_COLD_RESET and f2s_bridge_rst_n in Table: HPS Reset Domains and section Reset Signals respectively. |
2017.11.06 |
|
2017.05.08 | Maintenance release |
2016.10.28 | Maintenance release |
2016.08.01 | Initial release |
Document Version | Changes |
---|---|
2021.09.28 |
|
2017.11.06 |
|
2017.05.08 | New topic added: Preloader Handoff Information |
2016.10.28 | Updated figure in the System Manager Block Diagram section. |
2016.08.01 | Initial release |
Document Version |
Changes |
---|---|
2023.07.17 | Updated the drive strength discrete values set in Stratix® 10 Dedicated Configuration Registers. |
2021.09.10 | Removed mention of device tree for Platform Designer handoff. |
2021.08.04 | Updated the link in the Features of the HPS I/O Block section to point to the External Memory Interfaces Stratix® 10 FPGA IP User Guide. |
2018.05.07 | Maintenance release |
2017.11.06 |
|
2017.05.08 | Maintenance release |
2016.10.28 | Initial release |
Document Version |
Changes |
---|---|
2023.09.19 | Added a note regarding boot and performance modes in the Timing Registers chapter. |
2023.03.07 | Made the following updates:
|
2022.11.28 | Made the following updates:
|
2020.01.25 | Clarified reset information in section: Taking the NAND Flash Controller Out of Reset. |
2017.11.06 | Added address map and register description links for NAND Flash Controller. |
2017.05.08 | Added the Programming Model. |
2016.10.28 |
|
2016.08.01 |
Initial release |
Document Version |
Changes |
---|---|
2024.01.11 | Removed the Device Support section. |
2022.11.28 | Added complete Signal Interface tables with default and tie off values in section: SD/MMC Controller Signal Description |
2021.08.04 | Added the "SD/MMC Controller Signal Description" table to the SD/MMC Controller Signal Description. |
2020.01.25 | Clarified reset information in section: Taking the SD/MMC Controller Out of Reset. |
2017.11.06 | Added address map and register description links for SD/MMC Controller . |
2017.05.08 | Added the Programming Model. |
2016.10.28 |
|
2016.08.01 |
Initial release |
Document Version | Changes |
---|---|
2023.01.25 | Added link to the Stratix 10 SoC GSRD. |
2022.11.28 | Added complete Signal Interface tables with default and tie off values in the following sections:
|
2022.08.22 | Made the following changes:
|
2021.04.09 | Added emac_clk_tx_i handling requirement for exported HPS EMAC GMII interface in the EMAC FPGA Interface Initialization section. |
2020.11.11 | Corrected the values for port name emac_phy_txclk_o in Table: PHY Interface Options. |
2020.08.18 | Updated EMAC HPS Interface Initialization to clarify how to verify RX PHY clocks after bringing the Ethernet PHY out of reset. |
2018.03.02 | Added the missing step in section EMAC FPGA Interface Initialization. |
2017.11.06 | Added address map and register description links for Ethernet Media Access Controller. |
2017.05.08 | Maintenance release |
2016.10.28 | Maintenance release |
2016.08.01 | Initial release |
Document Version | Changes |
---|---|
2022.11.28 | Added complete Signal Interface tables with default and tie off values in section: USB 2.0 ULPI PHY Signal Description |
2020.01.25 | Clarified reset information in section: Taking the USB 2.0 OTG Controller Out of Reset. |
2018.06.18 | Removed the erroneous reference of supporting the 4-bit DDR interface. |
2017.11.06 | Added address map and register description links for USB 2.0 OTG Controller. |
2017.05.08 | Maintenance release |
2016.10.28 | Sections added: |
2016.08.01 | Initial release |
Document Version | Changes |
---|---|
2022.11.28 | Added complete Signal Interface tables with default and tie off values in sections: Interface to HPS I/O and FPGA Routing |
2021.06.08 | Removed "Loan I/O" information from SPI Slave |
2018.08.08 | Removed support for multi-master mode. |
2018.03.02 | Corrected Figure: SSP Serial Format Continuous Transfer. |
2017.11.06 | Added address map and register description links for SPI Controller. |
2017.05.08 | Section added:
|
2016.10.28 | Maintenance release |
2016.08.01 | Initial release |
Document Version | Changes |
---|---|
2022.11.28 | Added complete Signal Interface tables with default and tie off values in section: I2C Controller Signal Description |
2019.05.03 | Corrected the HPS I2C signal names for FPGA Routing in section: I2C Controller Signal Description. |
2017.11.06 | Added address map and register description links for I2C Controller. |
2017.05.08 | Section added:
|
2016.10.28 | Maintenance release |
2016.08.01 | Initial release |
Document Version | Changes |
---|---|
2022.11.28 | Added complete Signal Interface tables with default and tie off values in section: UART Controller Signal Description |
2017.11.06 | Added address map and register description links for UART Controller. |
2017.05.08 | Maintenance release |
2016.10.28 | Maintenance release |
2016.08.01 | Initial release |
Document Version | Changes |
---|---|
2022.11.28 | Added new section: General-Purpose I/O Signal Description containing complete Signal Interface tables with default and tie off values |
2017.11.06 | Added address map and register description links for General-Purpose I/O Interface. |
2017.05.08 | Maintenance release |
2016.10.28 | Maintenance release |
2016.08.01 | Initial release |
Document Version | Changes |
---|---|
2017.11.06 | Added address map and register description links for Timer. |
2017.05.08 | Maintenance release |
2016.10.28 | Maintenance release |
2016.08.01 | Initial release |
Document Version | Changes |
---|---|
2017.11.06 | Added address map and register description links for Watchdog Timers. |
2017.05.08 | Updated sections: |
2016.10.28 | Maintenance release |
2016.08.01 | Initial release |
Document Version | Changes |
---|---|
2017.11.06 |
|
2017.05.08 | Added the Programming Model section. |
2016.10.28 |
|
2016.08.01 |
Initial release |
Document Version |
Changes |
---|---|
2020.11.11 | Simplified information in the appendix. For more information, refer to the Stratix® 10 Configuration User Guide and Stratix® 10 Boot User Guide. |
2020.06.30 | Added a new section: Device Response to External Configuration and Reset Events to clarify the nCONFIG operation. |
2018.12.24 |
|
2018.09.24 |
|
2018.05.07 |
|
2017.11.06 |
|
2017.05.08 | Initial release |
Document Version | Changes |
---|---|
2018.06.18 | Initial release |
Document Version | Changes |
---|---|
2024.01.11 | Initial release. |