Arria® V Device Handbook: Volume 1: Device Interfaces and Integration
Visible to Intel only — GUID: sam1403477963716
Ixiasoft
Visible to Intel only — GUID: sam1403477963716
Ixiasoft
6.2.1.1. Guideline: Use PLLs in Integer PLL Mode for LVDS
To drive the LVDS channels, you must use the PLLs in integer PLL mode. The center or corner PLLs can drive the LVDS receiver and transmitter channels.
However, in Arria V GZ devices, the clock tree network cannot cross over to different I/O regions. For example, the top left corner PLL cannot cross over to drive the LVDS receiver and transmitter channels on the top right I/O bank.